

Sub
a1

WHAT IS CLAIMED IS

1. A data storage apparatus comprising a scrambling circuit for converting an input signal to a desired format, and a storage device for storing converted data;
- 5 wherein said scrambling circuit includes:
 a plurality of conversion circuits each converting said input signal according to different rules; and
 a selector for selecting one of signals output by said plurality of conversion circuits and supplying what is selected
- 10 to said storage device.
2. A data storage apparatus comprising a scrambling circuit for converting an input signal to a desired format, and a storage device for storing converted data;
- 15 wherein said scrambling circuit is constituted by a rewritable device.
3. The data storage apparatus according to claim 2, wherein said scrambling circuit includes:
- 20 a plurality of conversion circuits each converting said input signal according to different rules; and
 a selector for selecting one of signals output by said plurality of conversion circuits and supplying what is selected to said storage device.
- 25 4. The data storage apparatus according to claim 1 wherein said scrambling circuit includes a digital signal processor for processing an output signal of an AD converter.
- 30 5. The data storage apparatus according to claim 2 wherein said scrambling circuit includes a digital signal processor for processing an output signal of an AD converter.

The following table shows the results of the regression analysis for the dependent variable "Number of children" (in thousands). The independent variables are "Year" (1990, 1995, 2000, 2005, 2010, 2015, 2020, 2025, 2030, 2035, 2040, 2045, 2050, 2055, 2060, 2065, 2070, 2075, 2080, 2085, 2090, 2095, 2100) and "Age" (15, 20, 25, 30, 35, 40, 45, 50, 55, 60, 65, 70, 75, 80, 85, 90, 95, 100). The results are as follows:

5 7. The data storage apparatus according to claim 1 wherein
said scrambling circuit includes an automatic address generation
circuit for automatically generating address signals for
identifying storage locations in said storage device in response
to externally supplied commands.

8. The data storage apparatus according to claim 2 wherein said scrambling circuit includes an automatic address generation circuit for automatically generating address signals for identifying storage locations in said storage device in response to externally supplied commands.

10. The data storage apparatus according to claim 1
wherein said scrambling circuit includes a compression circuit
25 for compressing retrieved data from said storage device into a
desired format and for outputting the compressed data.

19

